Features


- Utilizes the AVR® Enhanced RISC Architecture
- 120 Powerful Instructions Most Single Clock Cycle Execution
- 4K bytes of In-System Reprogrammable Downloadable Flash
 - SPI Serial Interface for Program Downloading
 - Endurance: 1,000 Write/Erase Cycles
- 256 bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
- 256 bytes Internal SRAM
- 32 x 8 General Purpose Working Registers
- 32 Programmable I/O Lines
- Programmable Serial UART
- SPI Serial Interface
- V_{CC}: 2.7 6.0V
- Fully Static Operation, 0 20 MHz
- Instruction Cycle Time: 50 ns @ 20 MHz
- One 8-Bit Timer/Counter with Separate Prescaler
- One 16-Bit Timer/Counter with Separate Prescaler and Compare and Capture Modes
- Dual PWM
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- Low Power Idle and Power Down Modes
- Programming Lock for Software Security

Description

The AT90S4414 is a low-power CMOS 8-bit microcontroller based on the *AVR* [®] enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S4414 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The *AVR* core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Pin Configurations





8-Bit **AVA**® Microcontroller with 4K bytes Downloadable Flash

AT90S4414 Preliminary





Block Diagram




Figure 1. The AT90S4414 Block Diagram

Description (Continued)

The AT90S4414 provides the following features: 4K bytes of downloadable Flash, 256 bytes EEPROM, 256 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, programmable watchdog timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip downloadable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with downloadable Flash on a monolithic chip, the Atmel AT90S4414 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S4414 *AVR* is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Architectural Overview

The fast-access register file contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for data space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bit X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU.

In addition to the register operation, conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost data space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as control registers, timer/counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The *AVR* is a Harvard architecture - with separate memories and buses for program and data. The program memory is executed with single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.

With the relative jump and call instructions, the whole 4K byte address space is directly accessed. Most *AVR* instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 16-bit stack pointer SP is read/write accessible in the I/O space.

The 256 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. Each interrupt has a separate interrupt vector in the interrupt vector table at the beginning of the program memory. Interrupts have priority in accordance with their interrupt vector position. The lower the interrupt address vector the higher priority.




Figure 2. Memory Maps





AT90S4414 Register Summary

SSP SSP SREG	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$30 (\$5D) \$PL \$P7 \$P6 \$P5 \$P4 \$P5 \$P3 \$P3 \$P2 \$P1 \$P0 24 \$\$SC (\$5C) \$\$SC (\$5C) \$\$SE (\$5B) \$\$GMSK \$NT1 \$NT0 .											
S3C (SSC) Reserved											
S38 S58 GMSK			SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	24
SAA (SAA) GIFR			INIT4	INITO	ı	1	Ι	1	Ι		00
S39 (S59) TMSK					-	-	-	-	-	-	
S88 (S88) TIFR					OCIE4B		TICIE4		TOLEO		
S37 (S57) Reserved						-				-	
S38 (S56) Reserved			1001	OCLIA	I OCI IB	<u>-</u>			1000	-	30
\$34 (\$54) Reserved \$35 (\$55) MCUCR											
S34 (S54) Reserved			SRF	SRW	SF	SM	ISC11	ISC10	ISC01	ISC00	31
S32 (S52) TCCR0			0.12							.5555	0.
331 (S51) Reserved S53 S55 Reserved S55			-	_	-	-	_	CS02	CS01	CS00	34
S31 (S51) Reserved			Timer/Cour	nter0 (8 Bit)				0002			
S2F (S4F) TCCR1A COM1A1 COM1A1 COM1B1 COM1B0				,							
SEE (S4E) TCCR1B ICNC1 ICES1 - CTC1 CS12 CS11 CS10 38											
S2D (S4D)			COM1A1	COM1A0	COM1B1	COM1B0	-	-	PWM11	PWM10	37
S2D (S4D)					-		CTC1	CS12			
S2C (\$4C) TCNT1L	\$2D (\$4D)		Timer/Cour	nter1 - Counter	Register High	Byte					39
\$29 (\$49) OCR18H	\$2C (\$4C)	TCNT1L									39
S29 (S49) OCR1BH	\$2B (\$4B)	OCR1AH	Timer/Cour	nter1 - Output (Compare Regis	ter A High Byte					40
\$28 (\$48) OCR 1BL	\$2A (\$4A)	OCR1AL									40
\$25 (\$46) Reserved			Timer/Cour	nter1 - Output (Compare Regis	ter B High Byte	!				40
S26 (\$46) Reserved	\$28 (\$48)	OCR1BL	Timer/Cour	nter1 - Output (Compare Regis	ter B Low Byte					40
\$25 (\$45) ICR1L											
\$24 (\$44)											
\$22 (\$42) Reserved					<u> </u>						
\$22 (\$42) Reserved			Timer/Cour	nter1 - Input Ca	pture Register	Low Byte					40
\$21 (\$41) WDTCR											
\$20 (\$40) Reserved				1	1	LWDTOE	14/05	I MANDO	14/004	MADDO	10
\$1F (\$3F)			-	-	-	MDIOE	WDE	WDP2	WDP1	WDP0	43
\$1E (\$3E)					1					EEABO	44
\$1D (\$3D)			EEDDOM /	Address Bosist	or Low	-	-	-	-	EEAR9	
\$1C (\$3C) EECR					ei Low						
\$1B (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 59 \$14 (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 59 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 59 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 61 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 61 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$14 (\$34) DDRC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$05 (\$2F) SPDR SPI Data Register 50 \$05 (\$2F) SPDR SPI Data Register 50 \$06 (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$00 (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$00 (\$2D) UBRR UART I/O Data Register 53 \$08 (\$28) USR RXC TXC UDRE FE OR 53 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIE ACIC ACIS1 ACIS0 57 Reserved			-	Jaia Register	_	_	_	EEMWE	FFWF	FERE	
\$1A (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 59 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 59 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 61 \$17 (\$37) DDRB DDB7 DDB6 DDB7 DDB6 DDB4 DDB3 DDB2 DDB1 DDB0 61 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PORTD6 PORTD5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register 50 \$0E (\$2E) SPSR SPIF WCOL 49 \$0C (\$2C) UDR UART I/O Data Register 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$28) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved			PORTA7	PORTA6							
\$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 59 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 61 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 61 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$11 (\$31) S33) PINC PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register \$0F (\$2F) SPDR SPI DATA REGI											
\$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 61 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 61 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register \$0F (\$2F) SPSR SPIF WCOL 49 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$0C (\$2C) UDR UART I/O Data Register \$08 (\$2B) USR RXC TXC UDRE FE OR 53 \$08 (\$2B) USR RXCE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIE ACIC ACIS1 ACIS0 57 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57											
\$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 61 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register 50 \$0E (\$2E) SPSR SPIF WCOL 49 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$0C (\$2C) UDR UART I/O Data Register 53 \$08 (\$28) USR RXC TXC UDRE FE OR 53 \$08 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved											
\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 61 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$05 (\$2F) SPDR SPI Data Register 50 \$05 (\$2E) SPSR SPIF WCOL 49 \$00 (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$06 (\$2C) UDR UART I/O Data Register 53 \$08 (\$2B) USR RXC TXC UDRE FE OR 53 \$04 (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved				 							
\$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 66 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$05 (\$25) SPDR SPI Data Register 50 \$06 (\$25) SPSR SPIF WCOL 49 \$00 (\$20) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$06 (\$25) UDR UART I/O Data Register 53 \$08 (\$28) USR RXC TXC UDRE FE OR 53 \$08 (\$28) USR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved	. (. /										
\$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 66 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$05 (\$25) SPDR SPI Data Register 50 \$05 (\$25) SPSR SPIF WCOL 49 \$06 (\$25) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$06 (\$25) UDR UART I/O Data Register 53 \$08 (\$28) USR RXC TXC UDRE FE OR 53 \$08 (\$28) USR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved		PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	66
\$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 66 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 68 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0 (\$25) SPDR SPI Data Register 50 \$0 (\$25) SPSR SPIF WCOL 49 \$00 (\$20) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$00 (\$20) UDR UART I/O Data Register 53 \$08 (\$28) USR RXC TXC UDRE FE OR 53 \$08 (\$28) USR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved	\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	66
\$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 68 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register 50 \$0E (\$2E) SPSR SPIF WCOL 49 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$0C (\$2C) UDR UART I/O Data Register 53 \$0B (\$2B) USR RXC TXC UDRE FE OR 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57		PINC				PINC4			PINC1	PINC0	66
\$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 68 \$0F (\$2F) SPDR SPI Data Register 50 \$0E (\$2E) SPSR SPIF WCOL 49 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$0C (\$2C) UDR UART I/O Data Register 53 \$0B (\$2B) USR RXC TXC UDRE FE OR 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57		PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	68
\$0F (\$2F)											
\$0E (\$2E)					PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
\$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 49 \$0C (\$2C) UDR UART I/O Data Register 53 \$0B (\$2B) USR RXC TXC UDRE FE OR - - - - 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved - ACIS1 ACIS0 - -				·							
\$0C (\$2C) UDR UART I/O Data Register 53 \$0B (\$2B) USR RXC TXC UDRE FE OR - - - 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved Reserved - ACIS1 ACIS0 -					-	-	-	-	-		
\$0B (\$2B) USR RXC TXC UDRE FE OR 53 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved				•	DORD	MSTR	CPOL	L CPHA	SPR1	SPR0	
\$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 54 \$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved - ACIS1 ACIS0 57											
\$09 (\$29) UBRR UART Baud Rate Register 56 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved - ACIS1 ACIS0 57											
\$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 57 Reserved				-	-	KXEN	IXEN	CHR9	KXR8	1 XB8	
Reserved				a Kate Kegiste I		1 401	ACIE	4010	AC104	ACIO0	
	, , ,		ACD	<u> </u>	I ACO	I ACI	ACIE	ACIC	ACIS1	ACIS0	5/
	\$00 (\$20)	Reserved									

AT90S4414 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	ID LOGIC INSTRUC	CTIONS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
СОМ	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTR	UCTIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2
СР	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	N				





DATA TRAN	NSFER INSTRUC	CTIONS			
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	3
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	3
LPM	D4 D	Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT PUSH	P, Rr Rr	Out Port	P ← Rr STACK ← Rr	None None	2
POP	Rd	Push Register on Stack Pop Register from Stack	Rd ← STACK		2
	T-TEST INSTRU		Ru ← STACK	None	
			I/O(P.b) ← 1	None	2
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$ $I/O(P,b) \leftarrow 0$	None None	2 2
SBI CBI	P,b P,b	Set Bit in I/O Register Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2 2 1
SBI	P,b	Set Bit in I/O Register	```		2
SBI CBI LSL	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right	$\begin{aligned} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \end{aligned}$	None Z,C,N,V	2
SBI CBI LSL LSR	P,b P,b Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left	$I/O(P,b) \leftarrow 0$ $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	None Z,C,N,V Z,C,N,V	2 1 1
SBI CBI LSL LSR ROL	P,b P,b Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry	$\begin{aligned} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \end{aligned}$	None Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1 1
SBI CBI LSL LSR ROL ROR	P,b P,b Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry	$\begin{aligned} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \end{aligned}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR	P,b P,b Rd Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP	P,b P,b Rd Rd Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \end{split}$	None	2 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET	P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \end{split}$	None	2 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR	P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s)	2 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C	2 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V X,C,N,V None SREG(s) SREG(s) T None	2 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C	2 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Set Zero Flag	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V X,C,N,V None SREG(s) T None C C N N Z Z Z Z Z Z Z Z	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Clear Zero Flag	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z Z I I	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z Z I I S S	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ I \leftarrow 0 \\ I \leftarrow 0 \\ S \leftarrow 0 \\ I \leftarrow 0 $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z Z I I S S S S S S S S	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \end{split}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C N N Z Z I I S S V V S S V S S S	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV CLV SET	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Agative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG	$ VO(P,b) \leftarrow 0 $ $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 $ $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 $ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) $ $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) $ $Rd(n) \leftarrow Rd(n+1), n=06 $ $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 0 $ $T \leftarrow Rr(b) $ $Rd(b) \leftarrow T $ $C \leftarrow 1 $ $C \leftarrow 0 $ $N \leftarrow 1 $ $N \leftarrow 0 $ $Z \leftarrow 1 $ $Z \leftarrow 0 $ $I \leftarrow 1 $ $I \leftarrow 0 $ $S \leftarrow 1 $ $S \leftarrow 0 $ $V \leftarrow 1 $ $V \leftarrow 0 $ $T \leftarrow 1 $	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV CLV SET CLT	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Enable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV CLV SET CLT SEH	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Enable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG	$ VO(P,b) \leftarrow 0 $ $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 $ $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 $ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) $ $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) $ $Rd(n) \leftarrow Rd(n+1), n=06 $ $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 0 $ $T \leftarrow Rr(b) $ $Rd(b) \leftarrow T $ $C \leftarrow 1 $ $C \leftarrow 0 $ $N \leftarrow 1 $ $N \leftarrow 0 $ $Z \leftarrow 1 $ $Z \leftarrow 0 $ $I \leftarrow 1 $ $I \leftarrow 0 $ $S \leftarrow 1 $ $S \leftarrow 0 $ $V \leftarrow 1 $ $V \leftarrow 0 $ $T \leftarrow 1 $ $T \leftarrow 0 $ $H \leftarrow 1 $	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SES CLS SEV CLV SET CLT SEH CLH	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Agentive Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Enable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ \end{split}$	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH NOP	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear Half Carry Flag in SREG Clear Half Carry Flag in SREG Clear Half Carry Flag in SREG No Operation	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ V \leftarrow 0 \\ V \leftarrow 1 $	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Agentive Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Enable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$ VO(P,b) \leftarrow 0 $ $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 $ $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 $ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) $ $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) $ $Rd(n) \leftarrow Rd(n+1), n=06 $ $Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 1 $ $SREG(s) \leftarrow 0 $ $T \leftarrow Rr(b) $ $Rd(b) \leftarrow T $ $C \leftarrow 1 $ $C \leftarrow 0 $ $N \leftarrow 1 $ $N \leftarrow 0 $ $Z \leftarrow 1 $ $Z \leftarrow 0 $ $I \leftarrow 1 $ $I \leftarrow 0 $ $S \leftarrow 1 $ $S \leftarrow 0 $ $V \leftarrow 1 $ $V \leftarrow 0 $ $T \leftarrow 1 $ $T \leftarrow 0 $ $H \leftarrow 1 $	None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1